wespiard
Re:A FPGA friendly 32 bit RISC-V CPU implementation
on Saturday January 25, 2025 @04:06PM (#42824854)
I don't know much about SpinalHDL or Chisel, but one example of an alternate HDL is HardCaml, which is used by JaneStreet for FPGA designs: