News for hackers. Stuff that matters.

fuklief

Re:Sonic Pi v5 Released on Monday August 10, 2026 @04:35PM (#49249327)
Congrats on the 30 years of marriage!
Re:Side channel vuln in Infineon crypto library on Wednesday September 04, 2024 @11:10AM (#41446693)
> It's better to use a constant time algorithm, but that's harder to do in a curve generic way and has a pretty significant performance impact (particular before the safegcd paper).

Crypto noob here, but isn't modular inverse the same as modular exponentiation through Fermat's little theorem? I.e., x^-1 mod n is the same as computing x^{n - 2} mod n which we know how to do in a constant-time way with a Montgomery ladder. Or is that too slow?

I didn't know US/UK gov were against hybrids. AFAIU, the French and Germans are recommending hybrids as a first step before stand alone PQC [0].

[0]: https://cyber.gouv.fr/en/publications/follow-position-paper-...

Re:Enable MTE on Pixel 8 on Friday November 03, 2023 @04:52AM (#38126105)
This survey by the same author also provides a good comparison https://saaramar.github.io/memory_safety_blogpost_2022/
Re:Compiler Development: Rust or OCaml? on Monday August 07, 2023 @04:06PM (#37040253)
I believe it means flattening the AST, here is a nice blog post about this technique https://www.cs.cornell.edu/~asampson/blog/flattening.html
Re:Nvidia’s CEO Is the Uncle of AMD’s CEO on Tuesday August 01, 2023 @11:07AM (#36956937)
I personally did not know about classes prépa before the last year of high school. I will forever be thankful for my maths teacher who told me about it that year, since I would have probably slacked off at university.
Re:Nvidia’s CEO Is the Uncle of AMD’s CEO on Tuesday August 01, 2023 @11:01AM (#36956862)
- Make them good at science, i.e., Maths and Physics.

- Get them into a decent high school, e.g., Henri 4 or Louis Le Grand in Paris.

- Hope they have good grades and manage to get into a good preparatory class [1], e.g., Henri 4, Louis Le Grand in Paris, or Hoche and Sainte-Geneniève in Versailles.

- Make sure they don't slack off, and hope they get into a good engineer school, e.g., Ecole Polytechnique, Ecole des Mines, Ecole Nationale des Ponts et Chaussés, CentraleSupelec.

(Lists are not exhaustive)

If they manage to get into one of these schools, they will most likely end up not have any difficulty to find a somewhat well-paid job in France.

[1]: https://en.wikipedia.org/wiki/Classe_pr%C3%A9paratoire_aux_g...

Re:Your.Online: Gandi continues its development on Monday April 17, 2023 @05:38AM (#35598544)
Maybe they thought it's spelled "your" instead of "you're".
Re:Parquet: More than just “Turbo CSV” on Tuesday April 04, 2023 @10:09AM (#35439893)
> Google put in significant engineering effort into "Ryu", a parsing library for double-precision floating point numbers: https://github.com/ulfjack/ryu

It's not a parsing library, but a printing one, i.e., double -> string. https://github.com/fastfloat/fast_float is a parsing library, i.e., string -> double, not by Google though, but was indeed motivated by parsing JSON fast https://lemire.me/blog/2020/03/10/fast-float-parsing-in-prac...

Re:Low-Level Software Security for Compiler Developers on Tuesday February 21, 2023 @03:58AM (#34878583)
Re:AWS Creates New Policy-Based Access Control Language Cedar on Monday February 20, 2023 @04:26AM (#34866522)
> Probably was some dude’s L7 promo project in AWS.

Actually a former CS prof at Maryland moving to industry. https://mhicks.me/

> In other words, CHERI can reduce memory-unsafety related slowdowns by two thirds, which is pretty incredible. AMD CPUs are even starting to have hardware support for it, bringing its run-time overhead down to 6.8%.

Source on AMD CPUs having support for CHERI-style capabilities ? Afaik, there is only the Arm Morello prototype out right now and FPGAs.

Re:Running Rust on Logic Gates on Thursday August 18, 2022 @05:24AM (#32507171)
I believe it means High Level Synthesis in this context.
Re:Billing systems are a nightmare for engineers on Thursday May 19, 2022 @05:33AM (#31432470)
You might be interested in [Catala](https://catala-lang.org/en/), a domain specific language for implementing legislative texts. Iirc, they have worked on the french tax code, and are starting on the us one now.
Re:Using Computer Modern on the web (2013) on Wednesday May 12, 2021 @02:59PM (#27133884)
I'm using the following for fonts.

  \usepackage[T1]{fontenc}
  \usepackage[utf8]{inputenc}
  \usepackage[largesc]{newpxtext}
  \usepackage{newpxmath}
  \usepackage[supsfam=newpx]{superiors}
Re:SeL4 on RISC-V Verified to Binary Code on Wednesday May 05, 2021 @09:02AM (#27049310)
Would virtual memory still be necessary on a capability machine architecture [0] ? My understanding is that would not be the case since all programs can only access memory that's been allocated to it. By definition, capabilities cannot be created out of thin air like pointers can be ?

[0]: https://www.cl.cam.ac.uk/research/security/ctsrd/cheri/

Re:SeL4 on RISC-V Verified to Binary Code on Wednesday May 05, 2021 @06:23AM (#27048198)
By "register allocation verifier", I meant the checker as mentioned in the post you quote.
Re:SeL4 on RISC-V Verified to Binary Code on Wednesday May 05, 2021 @05:48AM (#27047988)
In CompCert's case though, the register allocation verifier itself is verified. I'm not so sure the SMT solver used here are.
Re:Preparing Rustls for Wider Adoption on Wednesday April 21, 2021 @03:00AM (#26886246)
Word on the block is that there is a RFC to add support for secret types in LLVM, and Rust is waiting for them to also provide it in Rust [0].

[0]: https://github.com/rust-lang/rfcs/pull/2859

Re:Lion: A formally verified, 5-stage pipeline RISC-V core on Thursday March 04, 2021 @09:26AM (#26342848)
> ... leakage by timing side-channels depends in parts on how accurate your time-measurements are (e.g. Javascript's timer resolution was degraded, in order to make transient failure attacks like Spectre harder [1]).

But that doesn't matter if how long it takes for your instructions to execute is data independent, no ?

Re:Lion: A formally verified, 5-stage pipeline RISC-V core on Thursday March 04, 2021 @08:11AM (#26341867)
So what kind of formal verification is it ? Is it proof assistant, model checking ? And what does it verify ? It's not really clear from a first glance.
Re:An introduction to virtual memory on Friday May 08, 2020 @03:49AM (#23112407)
That sounds like a capability machine e.g., CHERI[1] It seems those might become relatively mainstream in a few years, as ARM seems to be jumping on board [2]

[1]: https://www.cl.cam.ac.uk/research/security/ctsrd/cheri/ [2]: https://www.cl.cam.ac.uk/research/security/ctsrd/cheri/cheri...

If you pay for spotify, https://www.jqbx.fm/ can do that.

Older »