Re:Chisel: Constructing Hardware in a Scala Embedded Language
by cfelton on Sunday July 26, 2015 @08:29PM
(#9952760)
This is useless without any data: "big difference between the generated verilog". You would need an actual case study to confidently state these and as pointed out with programming languages this is difficult to do.
[ Parent
| on HN ]
There are no comments on this comment yet.