News for hackers. Stuff that matters.

A comment on Designing a CPU in VHDL, Part 1: Rationale, Tools, Method. Parent comment

Re:Designing a CPU in VHDL, Part 1: Rationale, Tools, Method by sigterm on Friday June 19, 2015 @02:13AM (#9743263)
One can do the "two process design methodology" in Verilog too. It's not unique to VHDL.
[ Parent | on HN ]

There are no comments on this comment yet.