Different sides of the same dice I guess. There's a chapter in SICP dealing with conversion from functional to register machines. Sure, FP maps the electronic dataflow quite nicely. But stateful imperative expression isn't that far from the hardware too.

My dream : FP-ish abstrations at any layer (so called hardware would become just another interpreter for a different level of data flow)