Funny you should say that, my background is also as an EE and I also can't imagine not knowing about state machine design. Yet just this week I had a junior guy tell me he's never seen the concept in software, outside of a testing harness for a hardware fsm.