Re:Future instruction set: AVX-512
by Symmetry on Wednesday October 09, 2013 @02:29PM
(#6522931)
I should have been clearer. I was talking about the cache hierarchy and CPU memory pipes. I suppose there's a divergence in main memory too, with CPUs using DDR3 and GPUs using GDDR5, but as you say you can just throw cache at that problem.
[ Parent
| on HN ]
There are no comments on this comment yet.