Re:CPU Cache Flushing Fallacy
by mjpt777 on Thursday February 14, 2013 @11:34AM
(#5220205)
You are absolutely right that volatile is inadequate for ordering C/C++ concurrent algorithms, and memory barriers/fences are additionally required. I tried to focus on the hardware in this article.
[ Parent
| on HN ]
There are no comments on this comment yet.