News for hackers. Stuff that matters.

A comment on ESP32-S31. Parent comment

Re:ESP32-S31 by tosh on Wednesday June 03, 2026 @12:54PM (#48386503)
very interesting, do you have a pointer with more info on what kind of SIMD support it has?
[ Parent | on HN ]
Re:ESP32-S31 by throwaway81523 on Wednesday June 03, 2026 @02:46PM (#48388083)
Why on earth SIMD instead of the risc-v vector extensions that are supposed to be better?
[ Parent | on HN ]
Re:ESP32-S31 by andynerd on Thursday June 04, 2026 @05:00AM (#48396035)
For compatibility and simplicity. Most SIMD instructions in P4 and S31 (compatible with P4 rev 3.x) are an direct evolution from S3. Espressif just doesn't want to rewrite their optimized assembly libraries.
[ Parent | on HN ]
Re:ESP32-S31 by bobmcnamara on Wednesday June 03, 2026 @01:19PM (#48386830)
Hopefully comparable or better than ESP32S3.

But with the weird alignment thing fixed

[ Parent | on HN ]
Re:ESP32-S31 by andylinpersonal on Thursday June 04, 2026 @08:49AM (#48397926)
The same as P4 rev 3.x, which is still undocumented. Assembler source and esp-nn/esp-dsp are your friend. Some people have also tried some stuff. And HP core 0 is scalar-only now.
[ Parent | on HN ]