Re:How Taalas "prints" LLM onto a chip?
by MarsIronPI on Sunday February 22, 2026 @01:01PM
(#47113124)
Well, there's a limit to how small we can make transistors with our current technology. As I understand it, Intel is already running into those limits with their new CPUs (they had to redesign the fins IIRC). I can imagine that without an actual breakthrough in chip manufacturing the size could stay large. That's not to say that a breakthrough won't happen, though.
[ Parent
| on HN ]
Re:How Taalas "prints" LLM onto a chip?
by layla5alive on Tuesday February 24, 2026 @12:24AM
(#47133176)
Yes, in 2D, but NAND has been using layers for a while. We call HBM interposers 2.5D. 3D breakthrough would be pretty easy but for those pesky problems like power delivery and cooling. (/s)
But give that time (e.g. microfluidics) - something interesting is that it would be extra hard to use all layers at once, but NN might be a good fit, imagining that computation will be sparse (subsets activating simultaneously)...