Re:Show HN: An LLM-Powered Tool to Catch PCB Schematic Mistakes
by proee on Friday November 28, 2025 @02:36PM
(#46082015)
The tool would ideally classify the output into levels. Just like a compiler or DRC checker. If you submit a clean design, the tool should not be throwing major flags. 99% of the time you should be getting advisory outputs, which should not be tricking any designer. The 1% red flags should easily be understood and if you, as the designer, can't discern them, perhaps you don't understand the fundamentals of your own design.
[ Parent
| on HN ]
There are no comments on this comment yet.