Re:Efficient Computer's Electron E1 CPU – 100x more efficien...
by pclmulqdq on Friday July 25, 2025 @08:31PM
(#44690186)
Oh, many embedded architectures don't have a cache hierarchy and instead place dynamic objects in one SRAM. Access latency is constant anywhere you go.
[ Parent
| on HN ]
There are no comments on this comment yet.