News for hackers. Stuff that matters.

A comment on A FPGA friendly 32 bit RISC-V CPU implementation. Parent comment

Re:A FPGA friendly 32 bit RISC-V CPU implementation by d_tr on Sunday January 26, 2025 @03:12AM (#42828620)
Interesting. So, do you know what they'd choose now if they started over? SystemVerilog?
[ Parent | on HN ]

There are no comments on this comment yet.