DRAM Changed the World

Re:DRAM Changed the World by rasz on Saturday October 26, 2024 @02:31AM (#41952978)

DDR2-1066 CL4 is also 7.5ns to first data.

[ Parent | on HN ]

Re:DRAM Changed the World by anticensor on Saturday October 26, 2024 @05:56AM (#41953757)

But DDR2-1066 is worse in second and later accesses.

[ Parent | on HN ]

Re:DRAM Changed the World by rasz on Sunday October 27, 2024 @06:22PM (#41966164)

Consequent accesses are measuring bus speed, not actual DRAM cell latency. At that point data is already loaded into a row of sense amplifiers.

[ Parent | on HN ]