Re:Faulty instructions in C910 RISC-V CPUs
by cpswan on Tuesday August 13, 2024 @04:04AM
(#41233337)
My takeaway from this is that the existence of RISCVuzz will make future verification much easier. Just run your prototype (or even an emulation of it) against a known good array of implementations.
[ Parent
| on HN ]
There are no comments on this comment yet.