Unfortunately, Zig doesn't currently have intrinsics for non-temporal loads/stores. Not a problem for embedded chips since they don't have cache hierarchies, but high performance bus messaging in x86 and ARM processors (e.g. PCIe TLPs) absolutely requires it.