It's like the difference between slotting ROM into DDR5 slot[1] vs SATA port. You can still add features by means of fake disk I/O, but that isn't the same as directly interfacing with the CPU bus.

1: perhaps more perfect analogy will be socketing ROM as its own chiplet if that ever made sense