Interesting but a bit limited. It assumes you entire design is clocked from the same clock, and doesn't seem to allow you to account for the fact that some buses might be long enough to require their inputs to be ready in <1 clock period.