I love the phrase "limited positive knowledge transfer between software programming languages like C++ and hardware descriptive languages such as Verilog."

Maybe someday the LLM's will just read the spec and come up with new designs for which they have no examples!