DRAM latency is tens of clock cycles. There's a minimum of about 10ns of latency happening within the DRAM chip itself, so a slightly longer bus doesn't affect total latency by much.