Place and route would be just as much of a nightmare as it is on FPGAs. Sure, you measure latency in cycles instead of picoseconds, but you probably can't solve a larger fraction of netlists.

You definitely need a new language to program it well - one where latency is not defined.