Good summary — Parasolid is indeed the key here. I think it’s a similar story in the chip design space — there are not many good open source tools at scale, most people turn to Cadence and Synopsys who have been developing crazily complex (and buggy!) EDA tools since the 1980s.