this is a proprietary FPGA design. The effective performance is limited by FPGA technology for now. Maybe additionnal design work would be required for an ASIC targeting latest foundry nodes.