How Secure Are RISC-V Chips?

Re:How Secure Are RISC-V Chips? by sylware on Sunday January 08, 2023 @09:28AM (#34299357)

specter and friends showed us, again, that "security" is a fantasy.

I would not expect anything different from RISC-V CPU designs.

BTW, are specter and friends fixed in Zen4?

[ Parent | on HN ]

Re:How Secure Are RISC-V Chips? by willnonya on Sunday January 08, 2023 @10:11AM (#34299708)

The problem is that this only applies to the design and not the implementation. There is no perfect design and certainly no perfect implementations.

[ Parent | on HN ]

Re:How Secure Are RISC-V Chips? by sylware on Monday January 09, 2023 @07:17AM (#34309496)

RISC-V would be seen as an "average" modern ISAs.

Like everything, it comes with trade-offs, and here some ISA design choices come straight from the experience accumulated on advanced CPU design. For instance, if I did understand well, the handling of arithmetics flags in RISC-V is what it is because of it makes out-of-order CPU design way easier.

[ Parent | on HN ]

Re:How Secure Are RISC-V Chips? by snvzz on Monday January 09, 2023 @09:08AM (#34310461)

>specter and friends showed us, again, that "security" is a fantasy. >I would not expect anything different from RISC-V CPU designs.

Look into `fence.t` [0].

0. https://youtu.be/C3nOjXhyPfk?list=PLtoQeavghzr3atxNQig-sLGbw...

[ Parent | on HN ]