Re:SK Hynix Reveals DDR5 MCR DIMM, Up to DDR5-8000 Speeds fo...
by pca006132 on Monday December 12, 2022 @11:22AM
(#33956467)
IO is often still the bottleneck. Although the bandwidth is larger, main memory access latency is still high, that's why AMD's 3D cache can enable performance improvement by just providing more cache.
[ Parent
| on HN ]
There are no comments on this comment yet.