News for hackers. Stuff that matters.
Re:Parallel Programming for FPGAs by simne on Tuesday August 02, 2022 @07:10PM (#32325476)
Only simulator could check signal to which could not connect physically.

But, you could split project into small parts, connected by some interface (could use triggers or 2-way ram cells), and debug them separate.

Sure, you will loss some capacity, but this is life.

This is not equal to test real solution, because physical arrangement matter, but most probably, you will find most obvious mistakes.

There are no comments on this comment yet.