Re:Clear – Open-Source FPGA ASIC
by commandpaul on Wednesday February 23, 2022 @01:00AM
(#30438148)
Looks like this has been put together by Efabless themselves. I dont think the rtl would be too different from OpenFPGA(https://github.com/lnis-uofu/OpenFPGA) married to the caravel f/w.
[ Parent
| on HN ]
There are no comments on this comment yet.