Thats exactly the point for this project. Also, I am hoping once we release the FPGA HDL files, the community will start adding more features like IRIG-B output, etc...