But is it possible? The CPU can, in principle, coalesce writes, especially to the same cache line, so, on a given microarchitecture, the intermediate value might be actually impossible to observer even without compiler optimizations.