News for hackers. Stuff that matters.

A comment on An ex-ARM engineer critiques RISC-V. Parent comment

Re:An ex-ARM engineer critiques RISC-V by brandmeyer on Sunday November 01, 2020 @11:26AM (#24960491)
Intel and AMD's experience with complex transformations on the instruction stream suggests that its overall better to do it in a L0 decode cache.
[ Parent | on HN ]

There are no comments on this comment yet.