RISCs still largely operate on the architected instructions in the pipelines.

It's also a thing to fuse smaller operations into macro-ops in many microarchitectures.

All high performance chips avoid running microcode, it's reserved for eg emulating seldom used legacy instructions. Microcoded CPUs (where all instuctions are implemented with microcode) were a 80s/90s thing.