Interesting - if that's the case I would imagine it make sense for some systems to feature an architecture which skips the idea of multilevel cache entirely and has only RAM connected over a photonic bus. No probing, no cache misses.