Debugging VHDL on a FPGA (which ran correctly in a simulator) is, uh, fun. I don't remember the details, but it was a single character fix.

Also, debugging MS Office file format generating code is painful when the only feedback you have is Office giving you "corrupted file" errors.