Scheduler models for LLVM as well. It surprises me that RISC-V chips have been avoiding this.