I used the yosys demo found in the readme to learn verilog alongside my computer science machine organization curriculum, and that was a blast! It's a wonderful little simulator and has plenty of examples for commonly taught logic circuits in university.