Graph Processing on FPGAs: Taxonomy, Survey, Challenges

Re:Graph Processing on FPGAs: Taxonomy, Survey, Challenges by TBF-RnD on Monday June 10, 2019 @05:47AM (#20145198)

Very interesting read.

Some of the algorithms require the FPGA to be reconfigured whenever the node data has changed or when applied to a different data set.

Is this an expensive operation?

[ Parent | on HN ]

Re:Graph Processing on FPGAs: Taxonomy, Survey, Challenges by banjo_milkman on Monday June 10, 2019 @10:50PM (#20152709)

Not really, but I suppose it depends on the application requirements. It typically takes under a second which is much faster than taping out another chip ;-) but could be problematic for real-time systems in some cases. It depends upon the size of the FPGA/bus speed etc.

[ Parent | on HN ]

Re:Graph Processing on FPGAs: Taxonomy, Survey, Challenges by TBF-RnD on Tuesday June 11, 2019 @01:33AM (#20153209)

thank you have been wondering about this for ages!!

[ Parent | on HN ]