Digging into RISC-V and how I learn new things

Re:Digging into RISC-V and how I learn new things by bogomipz on Sunday March 24, 2019 @11:02PM (#19480036)

>"I write blog posts about all the hobby stuff that I do now."

What is your blog? I would be interested in reading how you designed your own RISC-V chip.

>"This may not be the best route for those who don't already have a hardware background, but there are various open source tools now with make it accessible to hobbyists as well."

Can you recommend some of those open source tools that would aid in learning for people who don't already have hardware backgrounds?

[ Parent | on HN ]

Re:Digging into RISC-V and how I learn new things by tverbeure on Monday March 25, 2019 @12:59AM (#19480393)

Here you go: http://tomverbeure.github.io

This one is specifically about the RISC-V core: https://tomverbeure.github.io/risc-v/2018/11/19/A-Bug-Free-R...

> Can you recommend some of those open source tools that would aid in learning for people who don't already have hardware backgrounds?

I haven't played with them myself, but LiteX and FuseSoC are things to look into.

There is now also a whole fully open source tool suite to go from RTL (Verilog) all the way to a compiled bitstream for Lattice iCE40 and ECP5 FPGAs. That's not necessarily for beginners though.

[ Parent | on HN ]