Verilog sources for Western Digital's open source RISC-V core

Re:Verilog sources for Western Digital's open source RISC-V ... by tails4e on Sunday January 27, 2019 @07:25AM (#19011442)

Memory controllers can be implemented in the soft logic, so should not require a hard memory controller or SoC FPGA.

[ Parent | on HN ]

There are no comments on this comment yet.