FWIW, those crazy single instruction copies you see on pretty much every classic CISC machine did make a lot of sense on systems without instruction caches. You could easily get a third of the throughput if you had to share the data bus with instruction fetches.