Re:Itsy-Chipsy: Make your own $100 ASIC
by tlb on Monday April 23, 2018 @02:41PM
(#16906216)
Using a 180 nm process, this isn't going to outperform an FPGA at 14 nm either on clock rate or power. And the iteration time will be several weeks instead of minutes. So I'm curious what use cases this will have -- maybe something that doesn't fit into the FPGA mold like asynchronous logic?
[ Parent
| on HN ]
Re:Itsy-Chipsy: Make your own $100 ASIC
by blacksmythe on Monday April 23, 2018 @05:02PM
(#16907363)
Depends on clock rate. This is not for building a microprocessor.
Static power on 180 nm circuit should be negligible, which won't be the case on a 14 nm FPGA.
Guessing following cases: 1) Education 2) Synthesized analog functions: PLL, ADC, DAC, Filters, etc. 3) Do your own standard cells using a new kind of logic 4) Proof-of-concept for analog circuitry
Re:Itsy-Chipsy: Make your own $100 ASIC
by deepnotderp on Tuesday April 24, 2018 @11:23PM
(#16918435)
Prototyping of novel circuits (e.g. async), 3D integration, education, etc.
It's a really useful thing to be honest.