They are not RISC internally. In fact I read an interview with an intel engineer that an intel cou has >10,000 uops. That’s not in any sense reduced!

And it doesn’t make sense to apply the term ”risc” to internal CPU design anyway.