That's possible for conventional CMOS as well, one example is power gating. Not exactly zero leakage, but pretty damn close.