Verilog has some constructs that can't actually be synthesized (i.e. converted into configurations of gates) by tools, as well as coding patterns that can result in problems for synthesis. Unsynthesizable code is still used for things like test harnesses.