Show HN: BOOLR – A digital logic simulator

Re:Show HN: BOOLR – A digital logic simulator by gravypod on Tuesday October 17, 2017 @10:59AM (#15491461)

I have two questions:

   1. Does your code support a place where someone can implement a logic optimizer/compiler pass
   2. Can you compile to VHDL/Verilog

[ Parent | on HN ]

There are no comments on this comment yet.