Re:Rules for new FPGA designers
by esmi on Friday August 25, 2017 @11:25PM
(#15103892)
Not only that but you don’t want to have to redo analysis and verification on blocks that have been already mapped, placed and routed. Especially as one does minor bug fixes towards the end of a design. It’s like refusing to use libraries.
[ Parent
| on HN ]
There are no comments on this comment yet.