An FPGA-friendly 32-bit RISC-V CPU implementation

Re:An FPGA-friendly 32-bit RISC-V CPU implementation by femto on Thursday July 20, 2017 @01:17AM (#14810156)

Thanks. That makes sense, as a licensee signs a contract, so they will be governed by the terms of the contract, and the contract can presumably be written to outlast the patent. It suggests to me that when a patent expires then licensees are potentially disadvantaged compared to non-licensees. It highlights that one must make sure that licenses are written to terminate royalties on patent expiry, or think twice about licensing patents that are close to expiry.

[ Parent | on HN ]

Re:An FPGA-friendly 32-bit RISC-V CPU implementation by shakna on Thursday July 20, 2017 @03:20AM (#14810599)

Just to add:

Usually royalties do go down after expiry in contracts.

Contracts also usually cover a lot more: Support, documentation and other guarantees.

This means there's a few businesses out there, that even after patent expiry still choose to renew their license.

[ Parent | on HN ]