Re:VHDL or Verilog?
by odmkSeijin on Sunday May 07, 2017 @09:01AM
(#14285253)
Uh, yes, that is all true (except maybe the processor with feedback bit is debatable..). I agree with all this, and yet my arguments for why C++ HLS is a good thing remain the same.
[ Parent
| on HN ]
There are no comments on this comment yet.