News for hackers. Stuff that matters.
Re:An efficient power converter design reduces resting power... by Arizhel on Thursday March 16, 2017 @04:25PM (#13888846)
You may or may not need to reduce the capacitance: modern multi-layer ceramic capacitors have very high capacitance values, allowing replacement of many other types of capacitors. It used to be that a 10uF capacitor was something you'd definitely need an electrolytic for (if not a tantalum), but now you can get that in a small surface-mount MLCC ceramic capacitor. Ceramics aren't limited to the picofarad ranges any more by a long shot.
Re:An efficient power converter design reduces resting power... by Animats on Thursday March 16, 2017 @05:08PM (#13889200)
True. I have some 1uF surface mount ceramic caps just in for a project of mine. I'm tempted to use this 220uF cap [1] to replace the only electrolytic on the board.

[1] http://www.digikey.com/product-detail/en/taiyo-yuden/JMK325A...

Re:An efficient power converter design reduces resting power... by andlier on Thursday March 16, 2017 @06:19PM (#13889709)
Just be sure to read the datasheet carefully. That particular capacitor is only ~120uF at typical 3.3V DC voltage. At 5V DC (which isn't really advisable for a 6.3V rated cap) it is only 88uF.
Re:An efficient power converter design reduces resting power... by hatsunearu on Thursday March 16, 2017 @05:19PM (#13889291)
Just watch out for leakage.
Re:An efficient power converter design reduces resting power... by friendzis on Tuesday March 21, 2017 @03:58PM (#13925648)
MLCC caps work for low voltages and frequencies, but experience sharp drop in capacitance when voltage or frequency are increased