News for hackers. Stuff that matters.
Re:Cello – a Verilog compiler for transcriptional logic in b... by jhallenworld on Tuesday April 05, 2016 @09:24AM (#11430127)
I wonder if you can make a latch? It means allowing combinatorial loops:

    wire q, q_bar;
    assign q = !(q_bar || reset);
    assign q_bar = !(q || set);
If I'm understanding this, I think the answer is no. The output signal is a concentration of a specific protein and there is no way to eliminate the protein once you have it.

There are no comments on this comment yet.