News for hackers. Stuff that matters.
Re:Create Your Own CPU on an FPGA by sklogic on Friday August 21, 2015 @04:17AM (#10096455)
Only if it's a 3-stage pipeline without a hazard detection. Otherwise the area would at least double. But, yes, I'd also like to see a pipelined core in this new HDL.

There are no comments on this comment yet.